

# User's Guide – ES100 Application Development Kit

## DESCRIPTION

The ES100 Application Development Kit (ADK) is a dual-antenna receiver module for the phase-modulated time-code signal that is broadcast from the WWVB radio station in Ft. Collins, CO. Details about the station and the broadcast may be found at:


<http://www.nist.gov/pml/div688/grp40/wwvb.cfm>.

The dual antenna configuration of this module greatly improves its ability to receive the WWVB signal. If one antenna is oriented such that the direction of the signal is at its null, the other one, positioned perpendicular to it, will be oriented for maximum signal strength (broadside towards direction of the signal). Furthermore, if the module is located near a source of interference, one antenna may be less susceptible to its emissions than the other.


Refer to the ES100 Data Sheet for information on the register map and serial interface.

## QUICK START GUIDE

1. Connect antennas to the ES100 module. Position them so they are perpendicular to each other and parallel to the floor.
2. Connect pin 1 to a DC voltage source (2v – 3.6V) and connect pin 6 to the ground return. (It is a good idea to twist this wire pair.)
3. Connect IRQ-, SCL, SDA, and EN to the host Microcontroller.
4. Start the reception by writing to the ES100 Control 0 register. (Refer to page 17 of the ES100 data sheet for valid Control 0 register write values.)
5. Respond to interrupts as they occur. (The falling-edge of the IRQ- signal is timed to the received WWVB second boundary, as documented in Figure 4 in the data sheet.)




## COMPONENT LAYOUT AND PIN ASSIGNMENT



## SIGNAL DESCRIPTION

Pin Name	Description	Type	Input/ Output	Pin No.
<b>VDD</b>	<b>Power Supply</b> 2.0V to 3.6V	power	I	1
<b>IRQ</b>	<b>Interrupt Request</b> Falling edge indicates an interrupt request.	digital	O	2
<b>SCK</b>	<b>Serial Interface Clock</b> On-board, 10kΩ pull-up to VDD.	digital	I	3
<b>SDA</b>	<b>Serial Interface Data</b> On-board, 10kΩ pull-up to VDD.	digital	I/O	4
<b>EN</b>	<b>Enable</b> When low, the ES100 powers down all circuitry. When high, the device is operational. Must be held low until VDD has stabilized.	digital	I	5
<b>GND</b>	<b>Ground</b>	power	I	6
<b>GPO</b>	<b>Reserved</b>	digital	O	7
<b>GND</b>	<b>Ground</b>	power	I	8

## SCHEMATIC



## CONTACT INFORMATION

Email: [info@xtendwave.com](mailto:info@xtendwave.com)

Website: [www.EversetClocks.com](http://www.EversetClocks.com)